

# Gate Impedance Characterization and Performance Evaluation of 3.3kV Silicon Carbide MOSFETs

María R. Rogina, Kevin Martin, Abraham López, Alberto Rodríguez and Javier Sebastian  
*Electronic Power Supply Systems Group, University of Oviedo*  
*Campus de Viesques s/n, 33204 Gijón, Spain*  
*rodriguezrmaria@uniovi.es*

**Abstract** – For the development of new wide bandgap high voltage semiconductors, it is necessary to carry out a thorough characterization of their behavior towards their future use in real applications. In this document a basic characterization of new 3.3 kV SiC MOSFET prototypes is presented, both static and dynamic. While the static characterization provides quite good figures of merit of the prototype under test, in the dynamic characterization, slow transitions are detected and they will be explained proposing a model for the configuration of the gate cell inner connections of the presented prototype.

**Keywords:** SiC MOSFET, high voltage, wide bandgap semiconductor

## I. INTRODUCTION

Wide bandgap semiconductors are becoming major competitors to silicon semiconductors in those applications in which power silicon devices show limited performance. In particular, silicon carbide (SiC) MOSFETs show many advantages over their predecessors as, for example, faster switching transitions, greater blocking capability or the possibility to work at higher temperature. However, technologies used in manufacturing processes still must be optimized in order to obtain competitive devices compared to their silicon analogues, which have reached a high level of development.

The relevance of SiC devices has grown in recent years as a result of the excellent theoretical properties of this material [1]. Although SiC diodes have been available for some time and they have been included in different switching mode power supplies [2]-[5], the appearance of MOSFETs on the market is much more recent.

The fact that most of the power dissipated in power converters is located in the semiconductor devices causes that one of the main challenges consists in the improvement of them. Specifically, in relation to high voltage SiC MOSFETs they already exist 1.7 kV commercial devices [6][7], 3.3 kV devices in development [8] and it is expected that in the near future these ones will be capable of competing with silicon IGBT up to 5 kV [9]. In fact, there are already preliminary results with 10-15 kV SiC MOSFETs [10] [11].

The paper is organized as follows. Section II gives a first



Figure 1 One of the MOSFETs under test

approach to the static and dynamic characteristics of these new devices. In Section III, a model that fits and explains the behavior of the MOSFETs according to the gate impedance is proposed. In Section IV, the results of the simulations are compared with time domain and frequency domain experimental measurements. Finally, conclusions are drawn in Section V.

## II. INITIAL CHARACTERIZATION

The aim of this article is, first, to introduce new 3.3 kV SiC MOSFETs (Figure 1) developed at the Institute of Microelectronics of Barcelona-National Microelectronics Centre (IBM-CNM), which are in manufacturing and improvement phase [12], and they have been verified by wafer characterizations of physical nature, proving its ability to block voltage and to flow current through them.

In this study, their feasibility for been used in switching power converters is also studied, and an initial characterization of them is carried out, both static and dynamic. Moreover, the dispersion of the measures is taken into account, repeating the tests in all the seven devices with provisional package which are available. It is known that they withstand different currents (4 of them, withstand a maximum drain current of 8 A, and the other 3 devices up to 3 A).

### A. Static Characterization

Some of the first tests done consist in measuring the input capacitances ( $C_{gs}$  -Figure 7) and output capacitances ( $C_{ds}$  -Figure 8) using an impedance analyzer, and by varying the gate-source voltage ( $V_{GS}$  between 0 and 15 V) and the drain-source




Figure 2 Gate-source capacitance ( $C_{gs}$ [pF]) vs. gate-source voltage ( $V_{gs}$ [V]) for different devices




Figure 3 Drain-source capacitance ( $C_{ds}$ [pF]) vs. drain-source voltage ( $V_{ds}$ [V]) for different devices

voltage ( $V_{DS}$ , between 0 and 40 V), respectively.

As it is shown, as the  $V_{GS}$  voltage is increased, the capacitance  $C_{gs}$  tends to a stable value of 374 pF for the 8 A devices, and to 250 pF for those withstanding less current.  $C_{ds}$  capacitance tends towards a value of 220 pF for the 8 A MOSFETs, and to 100 pF for the 3 A ones. In this case the applied voltage,  $V_{DS}$ , reaches only 40 V (which is the maximum voltage that the impedance analyzer is capable of applying). This is only an initial characterization of the devices a careful characterization should be done, increasing the voltage to levels closer to the voltages that the device may withstand, and checking that the output capacitance remains stable at those voltage ranges.

It is worth mentioning that the values obtained, even if they are not identical, they are consistent with those measured in a commercial 1.7 kV CREE SiC MOSFET, C2M1000170D [6].

It has also been of interest to obtain the output characteristic voltage-current curves (Figure 4 and Figure 5) from which the conduction resistance ( $R_{DSON}$ ) and the threshold voltage ( $V_{TH}$ ) of each device can be predicted. The measured values for the  $R_{DSON}$  are about 650 m $\Omega$  for the 8 A current devices and 1 $\Omega$  for those of less current and the  $V_{TH}$  for both devices is between 3.5-4 V).

Similarly, the blocking capability of the MOSFETs was checked, and the parasitic diode existing in antiparallel (Figure 6) to the MOSFET was measured, whose knee voltage is in all cases around 1.5 V.




Figure 4 Output characteristic curves  $I_d$ [mA]- $V_{ds}$ [V] for different devices




Figure 5 Output characteristic curves  $I_d$  [mA]- $V_{ds}$  [V] at different gate-source voltages ( $V_{gs}$  [V]) for a 8A MOSFET




Figure 6 Parasitic diode characterization ( $I_d$ [mA]- $V_{ds}$ [V]) of different devices

In any of the cases aforementioned, the results obtained are consistent both among all the devices under test, and also compared to commercial devices of a similar order of magnitude, whose  $R_{DSON}$  according to the manufacturer is in the order of 1 $\Omega$  and their  $V_{TH}$  is approximately 2.6 V [6].




Figure 9 Schematic of the circuit used for the dynamic characterization ( $R=94\Omega$ ,  $V_B=291\text{ V}$ ,  $f=1\text{ kHz}$ )




Figure 10 Dynamic performance of the MOSFET. Up: turn-on. Down: turn-off.  $I_D$  [A] (purple),  $V_{GS}$  [V] (green) and  $V_{DS}$  [V] (yellow)

### B. Dynamic Characterization

With regard to the dynamic characterization (Figure 9), initial tests at low switching frequencies (around 1 kHz to 10 kHz) are carried out. Although these lower frequencies may be considered really low frequencies for a final application, they will be reliable enough to see how transitions during switching are, and if the devices would be capable of working at higher frequencies.

In both cases, the observed behavior is not the one expected of a MOSFET, due to the unexpected slowness the devices show during transitions (Figure 10). During the turn-on, there is a first fast step both in  $V_{DS}$  and in  $I_D$ , which turns into a slow slope until they reach their nominal voltage / current values, respectively. During the turn-off, conversely, first, a delay appears which, then, turns into a slow transition.

It must be said that the delays observed are independent of

the frequency, and they make the devices unsuitable for their use in real power converters. Furthermore, in the presence of changes in voltage and current working values closer to the expected ones in applications where these MOSFET would be used, no significant improvements were found during commutations.

Figure 11 shows the dynamic response, in this case, the one of the C2M1000170D MOSFET, from CREE manufacturer, previously referenced [6]. It can be seen how the delays during transitions are much lower than in the MOSFETs under study (note the scale, which in Figure 11 is 200 ns/div against the 5 $\mu$ s/div Figure 10).

Good static characteristics observed confirm that high voltage SiC MOSFETs have been developed. However, the dynamic tests performed suggest that there are still issues to be resolved in terms of their development.

Analyzing previous results, it is concluded that the gate circuit is slowing down these semiconductors switching, that is why a model to characterize the gate of these devices will be proposed.

### III. GATE IMPEDANCE MODELING PROPOSAL

This excessively slow performance can be attributed to the inner structure of the gate connections which conform the elementary cells forming the power device (Figure 10). This




Figure 11 Dynamic performance of the CREE MOSFET. Up: turn-on. Down: turn-off.  $I_D$  [A] (purple),  $V_{GS}$  [V] (green) and  $V_{DS}$  [V] (yellow)




Figure 12 Simplified structure of the SiC MOSFET under test. In green, gate contact.




Figure 13 Cell distribution of the SiC MOSFET




Figure 14 Cell distribution detail of gate contacts

structure consists of hundreds or thousands of cells linked so that the configuration of such junctions influence the gate impedance of the device and therefore its behavior.

In the case of the MOSFETs under test, it is estimated that their structure consists of cells linked by a design in strips (Figure 13 and Figure 14, where each of the cells is linked to the next / previous through a polysilicon doping), where the gate contact corresponds to a group of about 17 cells.

This arrangement can be explained by a model based on RC circuits, where three different sets of cells and two transitions between cells are proposed (Figure 15). R1-C1 pairs represent the gate contact cells characterized because their

charging/discharging is very fast compared with the other junctions. In contrast, R3- C3 pairs will be characterized by a very slow charging / discharging.

The total impedance of the set, in general, for N cells, is calculated taking into account the expressions (1) and (2):

$$Z_1 = Z_{gate} = \sum_{i=N-1}^1 R_i + \frac{1}{\frac{1}{s \cdot C_i} + Z_{i+1}} \quad (1)$$

Being

$$Z_N = R_3 + \frac{1}{s \cdot C_3} \quad (2)$$

#### IV. EXPERIMENTAL AND SIMULATION RESULTS

##### A. Impedance measurements

To carry out a comparison between the proposed analytical model and the experimental measurements (Figure 17) an equivalent circuit has been simulated, shown in Figure 16, consisting of 20 RC sets whose values are shown in Table 1.

Those values follow a certain proportionality, where lower ones represent a small number of cells closer to the gate contact, while bigger values stand for a larger number of cells more distant from the gate contact.




Figure 15 RC circuit model which characterizes links among cells




Figure 16 Simulated equivalent RC

Table 1 Values of the RC sets

<b>R1 [Ω]</b>	160
<b>C1 [pF]</b>	37,5
<b>R2 [Ω]</b>	758
<b>C2 [pF]</b>	53
<b>R3 [Ω]</b>	2275
<b>C3 [pF]</b>	159




Figure 17 Gate impedance of the MOSFET. Up:  $|Z_g|$  in logarithmic scale. Down: Phase ( $Z_g$ ) in degrees ( $^\circ$ ) in lineal scale. In blue: measurements done with the impedance analyzer. In red: results obtained with the proposed model

### B. Time domain measurements

Once established combinations R1-C1, R2-C2 and R3-C3 and the transitions that best fit the measured gate impedance and the behavior of the MOSFETs under test, a validation of the results in the time domain has been carried out.

Circuits in Figure 16 and Figure 18 have been taken into account in order to perform this simulation. This latter circuit is intended to represent the activation of the channels of different cells which the MOSFETs are composed of. The drain current is the sum of the contributions of each of these cells, each of one provide a current that is a function of the gate voltage seeing by that cell and its threshold voltage (see expression (4), where 'x' represents the number of the cell).

$$i_x = f(V_{GX}, V_{TH}) \quad (4)$$

The  $R_{DSON}$  values have been adjusted considering the same proportionality taken for the RC sets, where quantity and closeness of cells to the gate contact is taken into consideration.




Figure 18 Drain-source circuit of the MOSFET.  $R_{DSON1} = 1400\Omega$ ,  $R_{DSON2} = 16.5\Omega$ ,  $R_{LOAD} = 5.5\Omega$ ,  $V_B = 291V$




Figure 19 MOSFET turn on. In pink  $I_d[A]$ . In orange  $V_{ds}/100[V]$ . In green  $V_g/5[V]$




Figure 20 MOSFET turn off. In pink  $I_d [A]$ . In orange  $V_{ds}/100[V]$ . In green  $V_g/5[V]$

The results of this simulation are shown in Figure 19 (turn on of MOSFET) and Figure 20 (turn off of the MOSFET).

As it can be seen, with the adjustments made in the model, the delay that appeared in the turn off of devices and the slow transitions have been achieved. These transitions are on the order of 20us, similar to the measurements obtained in the laboratory.



## V. CONCLUSIONS AND FUTURE WORK

New 3.3 kV SiC MOSFETs have been characterized, obtaining static characteristics consistent with commercial devices from other manufacturers that offer the same range of current but lower voltage. However, the dynamic behavior is not yet the desirable one.

In order to study in detail the reason for the slowness observed in the switching, a model based on RC circuits has been proposed. It explains the slow performance of these devices during switching transitions. This model is based on the structure of the junctions between cells that make up the gate of the MOSFETs.

The proposed model has been analytically validated by mathematical software and also with simulations based on groupings of cells. Concurrently, they have carried out experimental measurements of the devices gate impedance that conform to the results obtained by simulations in MATLAB, MATHCAD® and PSIM®, thus validating the proposed model.

As future work it is intended that this gate impedance characterization would be useful to know to what extent it will be possible to modify the doping of polysilicon or even the structure of the junctions between cells that make up the gate, and try to develop MOSFETs with better performance in the near future.

## VI. ACKNOWLEDGMENTS

This work was carried out by funding from the Government of Spain through projects DPI2013-47176-C2-2-R, MINECO-15-DPI2014-56358-JIN and the grant FPI BES-2014-070785, through funding from the Government of Asturias through the project FC-15-GRUPIN14-143 and FEDER funds, and thanks to the project of the European Commission "Silicon Carbide Power Electronics Technology for Energy Efficient Devices", SPEED, FP7 Large Project (NMP3-LA-2013-604057).

## REFERENCES

- [1] J.A. Cooper, and A. Agarwal, "SiC POWER –switching devices. The second electronics revolution?", Proceedings of the IEEE, vol.90, no.6, pp. 956-968, June 2002.
- [2] Badila, M.; Brezeanu, G.; Banu, V.; Godignon, P.; Millan, J.; Jorda, X.; Draghici, F., "SiC power Schottky diodes: industrial development". International Semiconductor Conference, vol. 2, pp.337-340. Oct. 2001.
- [3] Elasser, A.; Kheraluwala, M.H.; Ghezzi, M.; Steigerwald, R.L.; Evers, N.A.; Kretchmer, J.; Chow, T.P., "A comparative evaluation of new silicon carbide diodes and state-of-the-art silicon diodes for power electronic applications," IEEE Transactions on Industry Applications, vol. 39, n.4, pp. 915- 921. July-Aug. 2003.
- [4] Spiazzi, G.; Buso, S.; Citron, M.; Corradin, M.; Pierobon, R., "Performance evaluation of a Schottky SiC power diode in a boost PFC application". IEEE Transactions on Power Electronics, vol. 18, no. 6, pp. 1249- 1253. Nov. 2003.
- [5] Hernando, M.M.; Fernandez, A.; Garcia, J.; Lamar, D.G.; Rascon, M., "Comparing Si and SiC diode performance in commercial AC-to-DC rectifiers with power-factor correction". IEEE Transactions on Industrial Electronics, vol. 53, no. 2, pp. 705- 707. April 2006.
- [6] <http://www.wolfspeed.com> / Último acceso: 24 febrero de 2016.
- [7] <http://www.rohm.com> / Último acceso: 24 febrero de 2016
- [8] Bolotnikov, A., Losee, P., Matocha, K., et al.: '3.3 kV SiC MOSFETs designed for low on-resistance and fast switching'. Proc. of the ISPSD'12, Bruges, Belgium, 2012, pp. 389–392
- [9] J.Millan, P.Godignon, X.Perpina, A. Perez-Tomas, and J.Rebollo, "A Survey of Wide Band gap Power Semiconductor Devices" IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2155-2163, Mayo-2014
- [10] V.Pala, E.V.Brunt, L.Cheng, M.O'Loughlin, J.Richmond, A.Burk, S.T.Allen, D.Grider and J.W. Palmour, "10kV and 15kV Silicon Carbide Power MOSFETs for Next-Generation Energy Conversion and Transmission Systems" in Proc. IEEE Energy Convers. Congr. Expo., 2014, pp.449-454
- [11] J. Wang , T. Zhao , J. Li , A. Q. Huang , R. Callanan , F. Husna and A. Agarwal "Characterization, modeling, and application of 10-kV SiC MOSFET" IEEE Trans. Electron Devices, vol. 55, no. 8, pp. 1798-1806, 2008
- [12] V. Soler, M.Berthou, M.Florentin, J.Montserrat, P.Godignon, J.Rebollo y J.Millán. "Design and Fabrication of High Voltage 4H-SiC MOS Transistors" SAAEI-2015